Abstract-Sub-quarter micron MOSFET's and ring oscillators with 2.5-6 nm physical gate oxide thicknesses have been studied at supply voltages of 1.5-3.3 V. I dsat can be accurately predicted from a universal mobility model and a current model considering velocity saturation and parasitic series resistance. Gate delay and the optimal gate oxide thickness were modeled and predicted. Optimal gate oxide thicknesses for different interconnect loading are highlighted.
The paper is organized as follows. Section II, Modeling and Characterization, is divided into four sub-sections to discuss the development of analytical equations of electron and hole mobility, the drain saturation current, load capacitance, and propagation delay, respectively, with measurement data. Section III illustrates the predictive capability of the new gate delay model and its application in studying the impact of interconnect loading effect on IC speed. Section IV summarizes the results.
II. MODELING AND CHARACTERIZATION

A. Universal Mobility Model Solely Dependent on , and
It has been known that MOSFET's carrier mobility depends on gate voltage, , body bias, , gate oxide thickness, , and channel doping concentration, . The universal dependence can be represented by a single parameter, effective vertical electric field in the MOSFET inversion layer [3] (1) where and are the inversion and body charge densities, respectively, is the relative permitivity of silicon material, and is a dimensionless constant. Unfortunately, this is not a convenient quantity to evaluate. Based on this concept, a new universal mobility model, solely based on commonplace parameters such as , and has been developed recently [2] . The for NMOS electrons and PMOS holes can be expressed as (2) and (3) respectively, where is the gate oxide capacitance per unit area, and are the gate bias and threshold voltage of MOSFET, respectively, is the flat-band voltage, is the surface potential of MOSFET substrate, and are the relative permitivity of silicon dioxide and Si, respectively. For PMOS holes, and are taken as positive numbers and 0 and 2.3 for surface channel PMOSFET with p -poly 0018-9383/97$10.00 © 1997 IEEE and buried channel PMOSFET with n -poly, respectively (and 2.7 for n -poly PMOSFET without boron implantation). Fig. 1 shows the comparison between the two expressions of in (1) and (2) . and for (1) was obtained from -measurement. Using the new expressions for , new empirical MOS-FET carrier mobility equations similar to that of [4] is found as follows: (4) for NMOS electrons and (5) for holes, where the units for and , and are cm /(V s), MV/cm, MV, and cm, respectively. For the first time, hole mobility for all types of PMOSFET's was found to observe the same universal mobility equation (5), with only a switch of " ."
These expressions have been verified with measurement data taken from numerous MOSFET's fabricated in different laboratories worldwide [2] , as shown in Fig. 2 .
The mobility being modeled here in (4) and (5) is low lateral field mobility. Effect of drain bias is considered through current modeling to be presented later. Measured mobility is obtained from measured inversion channel charge (integration of split -curve) and the drain current in linear region. It has been shown that carrier mobility of both NMOSFET electrons and all types of PMOSFET holes can be predicted if physical and process parameters such as , and are given. For the first time, it was found that holes of both surface and buried channel PMOSFET's observe the same universal mobility model except that a buried channel PMOSFET has the same mobility as a surface PMOSFET at 2 V lower assuming the same and [2] . The closed form expressions of carrier mobility degradation as a function of , and are the corner stones of analytical model to be presented next.
B. Drain Saturation Current,
Among all MOSFET parameters, saturation drain current has the strongest impact on circuit speed, therefore, it is one of the most important device parameters. Yet, the following poor approximation for has been used by people in many circumstances to analyze or even to predict the effect of , and because no analytical model for deep sub-micron MOSFET's was available: (6) where , and are effective channel width, length, gate oxide thickness, dielectric constant of silicon dioxide, threshold voltage, gate bias, and a constant mobility, respectively. This basic textbook model is very inadequate for today's MOSFET's because the effects of velocity saturation, short channel effect (e.g., "
roll-off"), mobility degradation with the increased vertical channel field, and source and drain series resistance of LDD structures, , were not considered in this long channel MOS equation.
An accurate model for MOSFET has been developed [5] . The mobility degradation is considered by the models (1)-(5) discussed in part A above. To account for the short channel effect of " roll-off," the used for this study are the measured values for each respective . Now, the velocity saturation can be considered by the following equation [6] : where saturation velocity 8 10 cm/s, , and are the drain saturation voltage and the electric field corresponding to velocity saturation, respectively. The series resistance at the source end, , are typically 300-500 -m. The effective gate bias ( ) is reduced by 0.2 to 0.3 to ( ). Hence, the effect of becomes more severe at lower . To account for the effect of on , (7) can be rewritten as (8) Solving the quadratic equation for , we obtain [5] as shown in (9), at the bottom of the page, where . The first order Taylor expansion of (9) leads to the following approximation for : (10) where is given by (7) . Fig. 3 shows that the model fits measurement data well for wide range of and . More verifications of this model with measurement data can be found in [5] and [7] .
It should be noted that to compare this new model with the measurement data of thin gate oxide MOSFET's, electrical measured gate oxide thickness, , instead of physical thickness normally monitored by optical measurement or other physical characterizations such as tunneling current method, should be used. Further discussions on this topic can be found in the Appendix of this paper and [7] and [8] . The is determined by the conventional textbook method as described in [9] . Threshold voltage used here was defined and characterized as the linear extrapolation of versus for small for relatively long MOSFET's. For smaller MOSFET's, constant current method is recommended in order to consider drain induced barrier lowering (DIBL) or other short channel effects on . To get a general trend of future technology's driving capability, versus for fixed and with different and power supply voltage are plotted in Fig. 4 . For even smaller 0.1 m, velocity overshoot may start kicking in and the accuracy of this model may need modification accordingly. Fig. 4 illustrates that due to mobility degradation and power supply voltage scaling, will remain at the range of 0.6 to 0.8 mA/ m in the future.
To obtain a handy equation similar to (6) for quick evaluation of device and supply voltage scaling on , numerous simulation for different conditions using the new accurate model has been carried out. It was found that the following empirical equation is a good approximation for projection for deep sub-micron MOSFETs: (11) Comparing (6) and (11) for deep sub-micron and long channel MOSFET's, respectively, it shows that scale down or increase or for deep sub-micron MOSFET's will gain less than the long channel case due to velocity saturation. Similar conclusion can be drawn for scaling down due to mobility degradation. Equation (11) also indicates that if , and ( ) all scale together with the same factor, will remain about the same magnitude because the scaling factor of these three major parameters cancel out, as indicated by Fig. 4 , to the first order.
In summary, MOSFET performance with device size and voltage scaling can be predicted by this new model. The discussion has been limited for the NMOSFET case. Similar work can be done for PMOSFET's as well. A handy equation to conveniently evaluate scaling impact of , and on has been given in (11) .
C. Experimental Characterization of Load Capacitance,
To analytically evaluate CMOS gate propagation delay, it is necessary to develop a closed-form equation of load capacitance,
. This section proposes a simple expression for CMOS ring oscillator propagation delay ( ) calculation as (9) well as the experimental methods to characterize this proposed expression. The load capacitance of CMOS ring oscillator can be expressed as -related and non--related capacitances as follows: (12) where represents interconnect capacitance, or represents gate oxide related capacitance such as gate to channel oxide and gate-to-source or drain overlap capacitance where the factor " " is a Miller-effect constant to be determined, is the oxide thickness determined by -technique and is discussed in the Appendix at the end of this paper, represents the remainder of capacitance, presumably the junction capacitance, and are gate width and length of MOSFET, respectively. Value of constant " " should be larger than unity due to Miller effect and fringing capacitance. Once the values of " " and are known for the unloaded ring oscillator, (12) can be substituted into the following equation to calculate the propagation delay of CMOS ring oscillator, [10] : (13) where " " is a constant which can be determined by SPICE simulations. Fig. 5 shows the simulation result of 3.7 for CMOS ring oscillator of fan-out equals to one. The device model of the simulation was BSIM3v3 with parameters extracted from a typical 0.35 m technology wafer. The external load capacitance for each stage of ring oscillator is varied to get . Simulations with different technologies and other than 3.3 V resulted in similar n value. So 3.7 is relatively and process independent. To determine " ," again SPICE simulation can help. The in the model card of SPICE input deck was varied. For each gate oxide thickness, , simulation results of the following three quantities, , and were read. Then versus is plotted as shown in Fig. 6 . The slope of this linear plots yields 1.4 for 3.7. To experimentally find and " ," one method is that for each gate oxide thickness, measure ring oscillator's , and at different . When the measurement data is plotted against , the slope of such a plot yields , as shown in Fig. 7 . The slope of each straight line gives the for each . Then plot against 1/ as shown in Fig. 8 (the solid symbols) . The slope and Y-intercept of Fig. 8 yield " " and , respectively, according to (12) , if can be ignored for the unloaded ring oscillators. The measurement data for the particular set of wafers presented in this paper yields that 18.3 fF and 1.37 or 283 (fF-nm) [7] . The other experimental method to characterize and " " to measure the dynamic current and oscillating frequency of a ring oscillator at different supply voltages, . According to [11] : (14) ( is taken to be "1" here because normally the spike (shortcircuit) current is negligible), can be obtained from the slope of the plot versus . Then plot against 1/
. " " and " " can be determined from the Y-intercept and the slope of the straight line as shown in Fig. 8 (open symbol). So two independent methods yield almost the same and in (12) . Further discussions on the two experimental characterizations of can be found in [12] . The value of " " experimentally characterized is close to the value obtained by SPICE simulation. It should be noted that the wafers of above characterization of is dominated. For junction dominated case, is more and process dependent. More accurate characterization on is an undergoing research. 
D. Analytical Propagation Delay Equation and Its Experimental Confirmation
Substituting calculated from (12) with 1.37 or 283 (fF-nm), 18.3 (fF) and 0 into (13), can be predicted for various , and . The prediction made by this model and the measurement data are compared in Fig. 9 . It shows that accurate prediction on CMOS speed can be made for a wide range of power supply voltages from 1.5-3.3 V for a wide variation of (physical) gate oxide thickness from 2.5-5.9 nm. The crossover of curves corresponding different indicates that there exists an optimal gate oxide thickness for given , and , as also experimentally observed in [13] . The existence of optimal can be understood because two competing processes are involved when is reduced: the increase in channel charge, , is insufficient to compensate for the decrease in mobility and the increase in gate oxide related capacitance, .
III. PREDICTION AND INTERCONNECT LOADING EFFECT
A. Projection of Future IC Speed With Gate Oxide and Voltage Scaling
The experimental confirmation of the gate delay model gives us confidence to make some projection of CMOS IC speed. In next two prediction plots, we use 1.4/1 although it is common to use 2, where and are the per unit width for N-and P-MOSFET, respectively. It can be easily shown that for the given total area of an inverter, i.e., given ( ), a smaller width ratio 1.4 minimizes . Fig. 10 shows the prediction for various gate oxide thicknesses, supply voltages and threshold voltages, etc. If we assume that the oxide reliability limit is 5 MV/cm (the dotted contour lines in Fig. 10 ), it can be seen that minimum may be reached at a thicker than reliability allows. Fig. 11 shows how the optimal for different effective channel length, , change with supply voltage. For lower supply voltage, optimal becomes less sensitive to channel length variation.
B. Interconnect Loading Effects on
So far, only propagation delay, , of unloaded CMOS ring oscillators has been studied. In real integrated circuits, particularly for the sub-quarter micron technologies, interconnect capacitance, , can not always be ignored [14] . As mentioned in Section II-C above, for the CMOS ring oscillators fabricated for this particular study, 5 m, 10 m, drawn channel length 0.4 m, physical gate oxide thickness, , of 2.5-5.9 nm and different resulted from different (universal ion implant was used for all wafer splits), the load capacitance has been measured as:
For the loaded ring oscillators, the load capacitance for the loaded ring oscillator, , can be expressed as as follows:
When is varied, the percentage of gate oxide thickness related capacitance, , over the whole load capacitance, , is varied. For different interconnect loading, the optimal gate oxide thickness is different. For heavier interconnect loading, thinner gate oxide thickness should be chosen. This can be more effectively illustrated by Fig. 12 . The window for optimal is also narrower for heavier interconnect loading case [15] . For higher power supply voltage, optimal changes faster (or is more sensitive) with than the lower case. For further discussion on the impact of interconnect loading effect on CMOS performance, please refer to [15] .
IV. CONCLUSIONS
and CMOS ring oscillator gate delay can be accurately modeled and predicted. This experimentally confirmed accurate model is a new tool to optimize , CMOS gate speed, and to predict their dependencies on , and capacitance loading.
APPENDIX
It has been found that electrical C-V measurement of in the accumulation regime (i.e., 3 V, to avoid poly-gate depletion) is consistently larger than the thickness measured with the optical method. Such discrepancy between the electrical and optical thicknesses resulted from the finite thickness of the accumulation layer which is approximately the same as the thickness of the inversion layer. Fowler-Nordheim tunneling current method originally presented in [16] was employed in this study to characterize and the polysilicon gate depletion. The results are listed in Table I . The polysilicon depletion layer thickness and voltage may be modeled with a polysilicon doping concentration of 5 10 cm . It was concluded that the optical and tunneling-current methods give consistent physical thickness. The electrical oxide thickness, , is always larger than the physical thickness by 0.4 nm at very large (thinner ) to 0.7 nm at moderate (thicker ) . To discern the difference between the two thicknesses, and are used to denote the physical and electrical oxide thickness, respectively. Thus, the electrical thickness should be used in all equations of , and , in order to match the measured as shown in Fig. 3 . Furthermore, in (7)- (10) The factor "1/3" in the second and third term on the right hand side comes from the conversion from silicon thickness to silicon dioxide thickness because the ratio of their dielectric constant is 1/3.
